† Corresponding author. E-mail:
Project supported by the Beijing Municipal Natural Science Foundation, China (Grant No. 4202078)and the National Key Project of Science and Technology of China (Grant No. 2017ZX02315001-002).
A high crystalline quality of SiGe fin with an Si-rich composition area using the replacement fin processing is systematically demonstrated in this paper. The fin replacement process based on a standard FinFET process is developed. A width of less than 20-nm SiGe fin without obvious defect impact both in the direction across the fin and in the direction along the fin is verified by using the high angle annular dark field scanning transmission electron microscopy and the scanning moiré fringe imaging technique. Moreover, the SiGe composition is inhomogenous in the width of the fin. This is induced by the formation of {111} facets. Due to the atomic density of the {111} facets being higher, the epitaxial growth in the direction perpendicular to these facets is slower than in the direction perpendicular to {001}. The Ge incorporation is then higher on the {111} facets than on the {001} facets. So, an Si-rich area is observed in the central area and on the bottom of SiGe fin.
As the downscaling of Si-based complementary metal–oxide–semiconductor device is approaching to its physical limit, an alternative way of further improving the device performance is to introduce the high carrier mobility materials, such as epitaxial Ge or SiGe for pMOSFETs and epitaxial Ge, Si or IIIV for nMOSFETs.[1–3] So far, the potential of high mobility channel integration has been demonstrated in recent years by using the shallow trench isolation (STI) last and the STI first (replacement fin) integration routes on FinFET or nanowire devices.[4–6] Compared with the STI last approach, the replacement fin scheme is easier and flexible to combine different materials for n- and p-MOSFET devices on one substrate. And several groups have successfully used the replacement fin processing to attain an SiGe fin and trap the misfit threading dislocation defects on the STI sidewall by tuning the growth parameters and applying a high temperature anneal or a laser anneal.[7–9] The composition of their reported SiGe fins is homogenous in the width of the fin. Moreover, the thin SiGe epitaxial cladding of Si fins to form an SiGe-cladded FinFET exhibits ∼ 2x higher hole mobility and ∼ 2x better ION/IOFF than Si control device, and the DIBL is improved compared with Si control device.[10] This is because of the large valence band offset (VBO) between SiGe shell and Si fin, a hole quantum well is configured in the high-mobility SiGe region as the major conduction path.[11] However, the extra selective epitaxial growth of SiGe on Si fin brings the complexity to the process. So, fabrication of high crystalline quality of SiGe fin with a variation composition in one-step epitaxial growth is essential and a challenge to optimize the device electrical performance. However, so far, there are few reports on it in detail.
In this research, the crystalline quality of SiGe fin will be checked by using the high angle annular dark field scanning transmission electron microscopy (HAADF-STEM) and the scanning moiré fringe (SMF) imaging technique both in the direction across the fin and in the direction along the fin after its replacement fin processing has been developed successfully. Meanwhile, the formation mechanism of inhomogenous composition of SiGe in the width of the fin will also be discussed in detail.
The fin replacement process began with the generation of an STI template on 200-mm-diameter Si substrates. The Si fin recess was attained by utilizing a tetramethylammonium hydroxide (TMAH) solution to etch post Si fin exposure. Then, the SiGe layer was selectively grown at 650 °C in an RPCVD reactor, and dichlorosilane (SiH2Cl2) and germane (GeH4) in H2 ambient were used as Si and Ge precursors, respectively. The HCl was utilized as the etchant to obtain selectivity during the epitaxial growth. Finally, SiGe fin formation was realized by utilizing the SiGe chemical mechanical polishing (CMP) and the STI recess process under DHF wet etching.
The scanning electron microscopy (SEM) and HAADF-STEM were used for evaluating the SiGe layers’ epitaxial growth quality. The electron energy loss spectroscopy (EELS) mapping analysis was used to check the composition of SiGe fin. The SMF imaging technique was also employed to study the lattice plane direction and the quality of the SiGe replacement fin.
The fin replacement process optimization based on a standard FinFET process is developed to attain an SiGe fin on a silicon substrate. Firstly, a ∼ 20-nm-wide top critical dimension (CD) and ∼ 200-nm-high Si fin with a vertical profile is obtained under the HBr/O2/He gas as shown in Fig.
One of the major challenges of SiGe fin formation for the replacement fin processing is to attain a high crystalline quality material without obvious structural defects’ impact. Figure
Although a good crystalline quality SiGe fin is already verified in a direction perpendicular to fin since the STI has a strong confinement effect on the SiGe epitaxial growth, the threading dislocations or stacking fault defects maybe still exist along the fin, therefore, there is big room for the SiGe growth with a weak confinement effect.[13] The quality of SiGe replacement fin along the fin direction also needs confirming. Based on our TEM experience on epitaxially growing SiGe/Si, the mirror force due to the free surface of crystal structure will cause the misfit dislocation to shift and disappear if the TEM specimen is very thin. So, the TEM specimen along the fin is designed as sandwich into a STI oxide. Figures
Furthermore, the SMF technique is also employed to study the SiGe (110) atomicplane crystalline quality along the fin direction. Figure
In addition, it is found that there is an obvious darker contrast in the fin center and on the bottom in Fig.
At the same time, the HAADF-STEM image of an SiGe material post SEG is presented in Fig.
In addition, owing to the VBO existing between SiGe and central Si-rich composition area, the newly developed SiGe fin may possess larger room to finely tune the threshold and leakage performance of device than the homogenous SiGe fin. And we will further investigate the influence of Si-rich area of SiGe fin on its electrical performance after the FinFET device fabrication in future.
In this work, a high crystalline quality of the SiGe fin fabrication both in the direction across the fin and in the direction along the fin is realized by using a replacement fin processing. Furthermore, a central area and bottom Si-rich area are observed in the HAADF-STEM images and confirmed by the EELS mapping analysis. The inhomogenous SiGe composition in the width of the fin is induced by the formation of {111} facets during epitaxial growth.
[1] | |
[2] | |
[3] | |
[4] | |
[5] | |
[6] | |
[7] | |
[8] | |
[9] | |
[10] | |
[11] | |
[12] | |
[13] | |
[14] |